how to change duty cycle in verilog